x86架構英文的問題，透過圖書和論文來找解法和答案更準確安心。 我們找到下列免費下載的地點或者是各式教學

網路虛擬化安全平台 VMware NSX高端技術極上攻略

為了解決x86架構英文的問題，作者範恂毅,張曉和 這樣論述：

　　VMware NSX是VMware網絡虛擬化平台，它是結合Overlay技術的新一代SDN解決方案。本書為讀者揭開這項新技術的神秘面紗。 全書共分為12章，主要介紹SDN與網絡虛擬化的起源與現狀，NSX網絡虛擬化概覽，NSX-V解決方案基本架構，NSX-V邏輯交換與VXLAN Overlay，NSX-V邏輯路由，NSX-V安全，NSX-V的Edge服務閘道，多vCenter環境中的NSX-V，多虛擬化環境下的NSX-MH，NSX與OpenStack，在NSX之上集成協力廠商服務，NSX的底層實體網絡設計等知識。 本書特色 　　首發最全面性、系統化講解技術的專業力作

　　優化SDN開創高效快速的雲端環境 　　微分段／高度安全／多雲網路／自動化  

電腦組成與設計：硬體/軟體介面（原書第5版·RISC-V版·英文版）

為了解決x86架構英文的問題，作者（美）戴維·A.帕特森 這樣論述：

本書是經典著作《計算機組成與設計》繼MIPS版、ARM版之後的最新版本，這一版專注於RISC-V，是Patterson和Hennessy的又一力作。RISC-V指令集作為開源架構，是專為雲計算、移動計算以及各類嵌入式系統等現代計算環境設計的架構。本書更加關注後PC時代發生的變革，通過實例、練習等詳細介紹最新計算模式，更新的內容還包括平板電腦、雲基礎設施以及ARM（行動計算裝置）和x86 (雲計算)體系結構。 C H A P T E R S 1 Computer Abstractions and Technology 2 1.1 Introduction 3 1.2 Eight Great

Ideas in Computer Architecture 11 1.3 Below Your Program 13 1.4 Under the Covers 16 1.5 Technologies for Building Processors and Memory 24 1.6 Performance 28 1.7 The Power Wall 40 1.8 The Sea Change: The Switch from Uniprocessors to Multiprocessors 43 1.9 Real Stuff: Benchma the Intel Core i7 46 1.

10 Fallacies and Pitfalls 49 1.11 Concluding Remarks 52 1.12 Historical Perspective and Further Reading 54 1.13 Exercises 54 2 Instructions: Language of the Computer 60 2.1 Introduction 62 2.2 Operations of the Computer Hardware 63 2.3 Operands of the Computer Hardware 67 2.4 Signed and Unsigned Nu

mbers 74 2.5 Representing Instructions in the Computer 81 2.6 Logical Operations 89 2.7 Instructions for M Decisions 92 2.8 Supporting Procedures in Computer Hardware 98 2.9 Communicating with People 108 2.10 RISC-V Addressing for Wide Immediates and Addresses 113 2.11 Parallelism and Instructions:

Synchronization 121 2.12 Translating and Starting a Program 124 2.13 A C Sort Example to Put it All Together 133 2.14 Arrays versus Pointers 141 2.15 Advanced Material: Compiling C and Interpreting Java 144 2.16 Real Stuff: MIPS Instructions 145 2.17 Real Stuff: x86 Instructions 146 2.18 Real Stuff:

The Rest of the RISC-V Instruction Set 155 2.19 Fallacies and Pitfalls 157 2.20 Concluding Remarks 159 2.21 Historical Perspective and Further Reading 162 2.22 Exercises 162 3 Arithmetic for Computers 172 3.1 Introduction 174 3.2 Addition and Subtraction 174 3.3 Multiplication 177 3.4 Division 183

3.5 Floating Point 191 3.6 Parallelism and Computer Arithmetic: Subword Parallelism 216 3.7 Real Stuff: Streaming SIMD Extensions and Advanced Vector Extensions in x86 217 3.8 Going Faster: Subword Parallelism and Matrix Multiply 218 3.9 Fallacies and Pitfalls 222 3.10 Concluding Remarks 225 3.11 H

istorical Perspective and Further Reading 227 3.12 Exercises 227 4 The Processor 234 4.1 Introduction 236 4.2 Logic Design Conventions 240 4.3 Building a Datapath 243 4.4 A Simple Implementation Scheme 251 4.5 An Overview of Pipelining 262 4.6 Pipelined Datapath and Control 276 4.7 Data Hazards: Fo

rwarding versus Stalling 294 4.8 Control Hazards 307 4.9 Exceptions 315 4.10 Parallelism via Instructions 321 4.11 Real Stuff: The ARM Cortex-A53 and Intel Core i7 Pipelines 334 4.12 Going Faster: Instruction-Level Parallelism and Matrix Multiply 342 4.13 Advanced Topic: An Introduction to Digital D

esign Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations 345 4.14 Fallacies and Pitfalls 345 4.15 Concluding Remarks 346 4.16 Historical Perspective and Further Reading 347 4.17 Exercises 347 5 Large and Fast: Exploiting Memory Hierarchy 364 5.1 Intr

oduction 366 5.2 Memory Technologies 370 5.3 The Basics of Caches 375 5.4 Measuring and Improving Cache Performance 390 5.5 Dependable Memory Hierarchy 410 5.6 Virtual Machines 416 5.7 Virtual Memory 419 5.8 A Common Framework for Memory Hierarchy 443 5.9 Using a Finite-State Machine to Control a Si

mple Cache 449 5.10 Parallelism and Memory Hierarchy: Cache Coherence 454 5.11 Parallelism and Memory Hierarchy: Redundant Arrays of Inexpensive Disks 458 5.12 Advanced Material: Implementing Cache Controllers 459 5.13 Real Stuff: The ARM Cortex-A53 and Intel Core i7 Memory Hierarchies 459 5.14 Real

Stuff: The Rest of the RISC-V System and Special Instructions 464 5.15 Going Faster: Cache Blo and Matrix Multiply 465 5.16 Fallacies and Pitfalls 468 5.17 Concluding Remarks 472 5.18 Historical Perspective and Further Reading 473 5.19 Exercises 473 6 Parallel Processors from Client to Cloud 490 6

.1 Introduction 492 6.2 The Difficulty of Creating Parallel Processing Programs 494 6.3 SISD, MIMD, SIMD, SPMD, and Vector 499 6.4 Hardware Multithreading 506 6.5 Multicore and Other Shared Memory Multiprocessors 509 6.6 Introduction to Graphics Processing Units 514 6.7 Clusters, Warehouse Scale Com

puters, and Other Message-Passing Multiprocessors 521 6.8 Introduction to Multiprocessor Network Topologies 526 6.9 Communicating to the Outside World: Cluster Netwo 529 6.10 Multiprocessor Benchmarks and Performance Models 530 6.11 Real Stuff: Benchma and Rooflines of the Intel Core i7 960 and the

NVIDIA Tesla GPU 540 6.12 Going Faster: Multiple Processors and Matrix Multiply 545 6.13 Fallacies and Pitfalls 548 6.14 Concluding Remarks 550 6.15 Historical Perspective and Further Reading 553 6.16 Exercises 553 A P P E N D I X The most beautiful thing we can experience is the mysterious. It

is the source of all true art and science. Albert Einstein, What I Believe, 1930 About This Book We believe that learning in computer science and engineering should reflect the current state of the field, as well as introduce the principles that are shaping computing. We also feel that readers

in every specialty of computing need to appreciate the organizational paradigms that determine the capabilities, performance, energy, and, ultimately, the success of computer systems. Modern computer technology requires professionals of every computing specialty to understand both hardware and so

ftware. The interaction between hardware and software at a variety of levels also offers a framework for understanding the fundamentals of computing. Whether your primary interest is hardware or software, computer science or electrical engineering, the central ideas in computer organization and desi

gn are the same. Thus, our emphasis in this book is to show the relationship between hardware and software and to focus on the concepts that are the basis for current computers. The recent switch from uniprocessor to multicore microprocessors confirmed the soundness of this perspective, given sinc

e the first edition. While programmers could ignore the advice and rely on computer architects, compiler writers, and silicon engineers to make their programs run faster or be more energy-efficient without change, that era is over. For programs to run faster, they must become parallel. While the goa

l of many researchers is to make it possible for programmers to be unaware of the underlying parallel nature of the hardware they are programming, it will take many years to realize this vision. Our view is that for at least the next decade, most programmers are going to have to understand the hardw

are/software interface if they want programs to run efficiently on parallel computers. The audience for this book includes those with little experience in assembly language or logic design who need to understand basic computer organization as well as readers with backgrounds in assembly language a

nd/or logic design who want to learn how to design a computer or understand how a system works and why it performs as it does. About the Other Book Some readers may be familiar with Computer Architecture: A Quantitative Approach, popularly known as Hennessy and Patterson. (This book in turn is o

ften called Patterson and Hennessy.) Our motivation in writing the earlier book was to describe the principles of computer architecture using solid engineering fundamentals and quantitative cost/performance tradeoffs. We used an approach that combined examples and measurements, based on commercial s

ystems, to create realistic design experiences. Our goal was to demonstrate that computer architecture could be learned using quantitative methodologies instead of a descriptive approach. It was intended for the serious computing professional who wanted a detailed understanding of computers. A maj

ority of the readers for this book do not plan to become computer architects. The performance and energy efficiency of future software systems will be dramatically affected, however, by how well software designers understand the basic hardware techniques at work in a system. Thus, compiler writers,

operating system designers, database programmers, and most other software engineers need a firm grounding in the principles presented in this book. Similarly, hardware designers must understand clearly the effects of their work on software applications. Thus, we knew that this book had to be much

more than a subset of the material in Computer Architecture, and the material was extensively revised to match the different audience. We were so happy with the result that the subsequent editions of Computer Architecture were revised to remove most of the introductory material; hence, there is much

less overlap today than with the first editions of both books. Why RISC-V for This Edition? The choice of instruction set architecture is

台灣代工廠對中國伺服器市場發展之策略探討-以I公司為例

為了解決x86架構英文的問題，作者毛俊偉 這樣論述：

受惠於雲端、AI、物聯網等新技術蓬勃發展，帶動全球伺服器市場需求，又以大型雲端資料中心客戶最具成長動能，對伺服器需求量也日愈龐大，而其採白牌伺服器直銷模式(ODM Direct)模式，為帶動台灣代工廠重要發展契機。本研究採個案研究方法，針對台灣伺服器代工大廠I公司經營中國伺服器市場相關經營策略議題深入探討，整理三個研究目的：(1) 為研析全球雲端資料中心及伺服器市場發展現況，(2) 針對國內伺服器業者針對中國資料中心客戶的產品方案及競爭策略進行探討，以及(3) 分析伺服器業者面臨中美關係下，未來中國雲端伺服器市場拓展過程可能遭遇難題及創新策略方向。歸納個案研究及文獻資料綜合分析成果，本研究有

幾項重要研究發現如下：(1) 因應雲端服務、HPC、AI等需求，帶動伺服器產業成長，促進台廠積極投入，(2) 未來伺服器業者如何因應客戶需求擬定差異化或創新策略、強健供應鏈合作管理為未來競爭勝出重點，以及 (3) 未來伺服器業者將動態依市場客戶變化進行G2生產、業務經營或產品技術布局，而電信白牌設備可能為下個伺服器藍海市場。